

Device Performance with Integrated Circuit Variability in Flexible Electronics Manufacturing: Network Simulation

Thabo Mbeki*, Busisiwe Vilakazi

School of Engineering, University of KwaZulu-Natal, Durban, KwaZulu-Natal, South Africa

Corresponding author: thabo.mbeki@gmail.com

Abstract

The rapid evolution of flexible electronics has introduced unprecedented opportunities for the integration of computational capabilities into conformal, stretchable, and bendable substrates. However, the manufacturing processes associated with these novel materials inherently introduce significant physical and electrical variations, leading to unpredictable integrated circuit performance. This paper presents a comprehensive investigation into the utilization of network simulation paradigms to predict device performance based on integrated circuit variability in flexible electronics manufacturing. By abstracting complex, spatially distributed physical variations into stochastic network graphs, this research establishes a robust methodological framework for evaluating temporal delays, signal integrity, and overall yield rates without relying on traditional rigid-substrate analytical models. The proposed approach systematically captures the influence of mechanical strain, material inconsistencies, and dimensional deviations during the fabrication process. Through extensive conceptual modeling and simulated performance mapping, this study demonstrates that network-based analysis offers a highly scalable and accurate mechanism for predicting potential failure points and operational degradation in flexible integrated circuits. The findings indicate that representing structural variations as dynamically weighted edges and nodes within a simulation network significantly enhances the predictive fidelity of manufacturing yield models. Ultimately, this work provides a critical foundation for optimizing the design and fabrication methodologies of next-generation wearable sensors, biomedical implants, and conformal electronic systems, ensuring higher reliability and manufacturing efficiency.

Keywords: Flexible Electronics; Network Simulation; Integrated Circuit Variability; Manufacturing Yield; Performance Prediction

1. Introduction

The paradigm of modern electronics is undergoing a profound transformation, moving away from rigid, planar silicon wafers toward conformal, bendable, and highly stretchable platforms. This transition into flexible electronics manufacturing has catalyzed the development of innovative applications spanning wearable health monitors, artificial electronic skin, conformal antenna arrays, and flexible displays. As these applications demand increasingly sophisticated data processing capabilities directly at the edge, the complexity of the embedded integrated circuits must scale correspondingly. However, translating high-density integrated circuit designs from conventional rigid substrates to flexible polymeric bases introduces a myriad of manufacturing and operational challenges. Primary among these challenges is the pervasive issue of manufacturing variability, which dramatically compromises the determinism and reliability of device performance [1]. In conventional silicon manufacturing, variations in critical dimensions and doping concentrations are tightly controlled within nanoscale tolerances. Conversely, flexible electronics manufacturing typically employs low-temperature processing, additive printing techniques, and novel organic or hybrid inorganic materials, all of which exhibit significantly higher intrinsic variability [2].

Predicting how these manufacturing inconsistencies manifest as variations in final device performance is an exceptionally complex task. When a flexible integrated circuit undergoes normal operational usage, it is subjected to repeated mechanical deformations such as bending, twisting, and stretching. These macroscopic mechanical strains induce microscopic changes in the semiconductor and dielectric layers, altering charge carrier mobility, increasing interconnect resistance, and modifying parasitic capacitances [3]. When these mechanically induced variations are superimposed upon the initial manufacturing variations, the resulting electrical characteristics of the integrated circuit become highly stochastic. Traditional electronic design automation tools and circuit simulation models are predominantly predicated on static, rigid architectures. They struggle to accurately capture the dynamic, multi-physics nature of flexible substrates [4]. Consequently, there is an urgent and critical need for new analytical frameworks capable of evaluating and predicting device performance degradation arising from both static manufacturing defects and dynamic operational strain [5].

To address this critical gap in the field, this paper proposes the application of network simulation techniques to model and predict the performance of flexible integrated circuits. Network simulation, a methodology traditionally utilized for analyzing telecommunications infrastructure and complex distributed systems, offers a highly versatile abstraction for electronic circuits. By conceptualizing the integrated circuit as a complex network where logic gates are represented as nodes and interconnects are represented as directed edges, researchers can systematically inject stochastic variability into the system [6]. This network-centric approach allows for the efficient modeling of delay propagation, signal attenuation, and power distribution across the entire circuit topology without the computationally prohibitive overhead of full physics-based finite element analysis [7].

The primary objective of this research is to comprehensively detail how network simulation can be adapted to serve as a predictive engine for flexible device performance. This involves mapping physical manufacturing variations, such as thin-film transistor channel length deviations and dielectric thickness inconsistencies, onto the operational parameters of the network nodes and edges [8]. Furthermore, the network model must be dynamically adjustable to account for the spatial distribution of mechanical strain across the flexible substrate. For instance, components located near the neutral mechanical plane of a bent device will experience significantly less performance deviation than those situated at the extremes of the bending radius [9]. By capturing this spatial heterogeneity within a network simulation framework, manufacturers can identify critical pathways and vulnerable circuit blocks prior to physical fabrication.

This paper is structured to provide a thorough exploration of this innovative approach. Following this introduction, the second section delves into the background of flexible electronics manufacturing and reviews the extensive literature surrounding integrated circuit variability and performance prediction methodologies. The third section meticulously details the proposed methodology, outlining the conceptual framework for translating physical circuit layouts and mechanical strain profiles into stochastic network graphs. The fourth section presents a comprehensive discussion of the experimental simulation results, analyzing the predictive accuracy of the network models and their implications for manufacturing yield optimization. Finally, the fifth section concludes the paper by summarizing the core findings and highlighting the broader impacts of network simulation on the future of flexible electronic systems.

2. Background and Literature Review

2.1 Evolution of Flexible Electronics Manufacturing

The genesis of flexible electronics can be traced back to early experiments with conductive polymers and organic light-emitting diodes, which demonstrated the feasibility of decoupling electronic functionality from rigid mechanical supports [10]. Over the past two decades, the field has expanded exponentially, driven by advancements in material science and novel manufacturing techniques. Today, flexible electronics manufacturing encompasses a diverse array of processes, including roll-to-roll printing, slot-die coating, and the transfer printing of thinned inorganic semiconductor nanomembranes onto elastomeric substrates. Roll-to-roll manufacturing, in particular, has been championed for its potential to deliver high-throughput, large-area electronic systems at a fraction of the cost of traditional cleanroom fabrication [11]. However, this continuous, web-based processing inherently struggles with precise alignment and uniform material deposition, leading to structural deviations across the substrate.

Moreover, the materials utilized in these processes exhibit distinct rheological and thermal properties that complicate the manufacturing pipeline. Organic semiconductors, while offering excellent intrinsic flexibility, often suffer from lower charge carrier mobilities and higher susceptibility to environmental degradation compared to their inorganic counterparts [12]. Alternatively, hybrid approaches that utilize deterministic assembly to embed rigid silicon micro-components within a soft elastomeric matrix offer high performance but face significant challenges regarding the mechanical robustness of the interconnects bridging the hard-soft interfaces. In all these manufacturing paradigms, the resulting structural variations directly influence the electrical characteristics of the constituent devices, necessitating robust predictive models to ensure functional yield [13].

2.2 Integrated Circuit Variability and Defect Mechanisms

In the context of integrated circuits, variability refers to the deviation of physical and electrical parameters from their nominal design values. Within flexible electronics, these variations are broadly categorized into two distinct domains: static manufacturing variability and dynamic operational variability. Static variability arises during the fabrication process and includes phenomena such as line edge roughness in printed interconnects, non-uniform dielectric layer thicknesses, and variations in the threshold voltage of thin-film transistors due to uneven dopant distribution [14]. Because many flexible manufacturing techniques rely on liquid-phase processing, factors such as solvent evaporation rates and the Marangoni effect can cause localized pooling or thinning of the deposited materials, leading to significant mismatches between adjacent devices on the same substrate [15].

Dynamic operational variability, on the other hand, is a unique characteristic of flexible and stretchable systems. When a user interacts with a wearable device, the substrate undergoes complex mechanical deformations. According to solid mechanics, bending a substrate induces tensile stress on the outer surface and compressive stress on the inner surface.

These stresses alter the atomic spacing within the semiconductor materials, which in turn modulates the energy bandgap and charge carrier mobility through the piezoresistive effect [16]. Furthermore, repeated mechanical cycling can lead to micro-cracking in metallic interconnect lines, gradually increasing their electrical resistance until a complete open-circuit failure occurs. The interplay between static manufacturing defects and dynamic strain creates a highly complex, multi-dimensional variability space that traditional circuit analysis techniques are ill-equipped to navigate [17].

2.3 Existing Approaches to Performance Prediction

Historically, the performance of integrated circuits has been predicted using SPICE-based simulation environments. These tools rely on compact device models that describe the voltage-current relationships of transistors and passive components. To account for variability, engineers typically employ Monte Carlo simulations, wherein the parameters of the compact models are randomly sampled from predefined statistical distributions. While this approach is highly effective for rigid silicon technologies, its application to flexible electronics presents significant shortcomings [18]. SPICE models are inherently deterministic and computationally intensive. Scaling Monte Carlo simulations to account for the massive spatial and temporal variability inherent in flexible substrates across thousands of gates often results in insurmountable computational bottlenecks [19].

To bypass the computational limits of full SPICE simulations, researchers have explored higher-level abstractions, such as statistical static timing analysis. This technique calculates the probability distribution of signal arrival times at various points in the circuit without simulating the exact transient waveforms. While statistical static timing analysis offers a significant speedup, it typically assumes that parameter variations are spatially correlated in a predictable manner, such as concentric gradients across a silicon wafer. Flexible electronics, however, exhibit highly localized and often random variations due to the chaotic nature of fluidic deposition processes and the heterogeneous distribution of mechanical strain during flexing [20]. Consequently, the assumptions underlying traditional statistical static timing analysis frequently break down when applied to conformal devices, resulting in highly inaccurate performance predictions and compromised manufacturing yields.

2.4 Network Simulation Paradigms in Circuit Analysis

Given the limitations of conventional electronic design automation tools, there is a growing consensus that new abstraction methodologies are required. Network simulation, rooted in graph theory and complex systems analysis, has emerged as a promising alternative. In a network simulation paradigm, an integrated circuit is abstracted into a directed acyclic graph. The nodes of the graph represent active logic gates or computational blocks, while the directed edges represent the conductive interconnects routing signals between them [21]. This level of abstraction strips away the complex differential equations governing localized electron transport, focusing instead on the macroscopic flow of information and energy through the system.

By representing the circuit as a network, researchers can leverage highly optimized graph traversal algorithms to rapidly evaluate system-wide performance metrics, such as critical path delays and signal congestion. More importantly, network simulation allows for the seamless integration of stochastic variability. Instead of assigning a fixed delay value to a node, the delay can be represented as a probabilistic function that incorporates local manufacturing variations and applied mechanical strain [22]. This approach facilitates the rapid evaluation of millions of simulated device states, enabling a comprehensive exploration of the performance envelope under diverse operational conditions. The application of network simulation to flexible electronics not only accelerates the prediction process but also provides intuitive visualizations of vulnerability hotspots, allowing designers to iteratively improve the robustness of the circuit topology before committing to physical manufacturing [23].

3. Methodology and Network Simulation Framework

3.1 Conceptual Framework for Variability Modeling

The methodology proposed in this research centers on the transformation of physical flexible integrated circuit layouts into highly parameterized, stochastic network graphs. The fundamental premise is that any complex digital circuit can be decomposed into a set of communicating nodes, and the performance degradation of the entire system can be accurately predicted by modeling the degraded communication between these nodes. The conceptual framework begins with the extraction of a netlist from the physical layout of the flexible device. This netlist defines the logical connectivity of all transistors and interconnects. However, unlike traditional netlist extraction, the proposed framework simultaneously extracts the exact spatial coordinates of every component relative to the flexible substrate's geometry.

This spatial mapping is absolutely critical because variability in flexible electronics is highly location-dependent. For example, a droplet-based printing process may consistently deposit slightly thicker dielectric layers near the center of the substrate compared to the edges due to fluid dynamics. Similarly, when the device is deployed on a human joint, the mechanical strain profile is completely dictated by the physical placement of the circuit blocks relative to the axis of

bending. By preserving the spatial coordinates during the network extraction phase, the simulation framework can accurately apply specific variability models to individual nodes and edges based on their physical location.




Figure 1: Comprehensive Schematic of Integrated Circuit Variability Mapping to Network Graphs

Once the spatial netlist is generated, the translation to a network graph occurs. Each logic gate, such as a NAND or NOR structure, is condensed into a single node. The internal parasitic delays of these gates, which are influenced by static manufacturing variations like transistor channel length and doping fluctuations, are assigned to the node as a base processing latency. The physical interconnects linking these gates are translated into directed edges. The weight of each edge represents the signal propagation delay, which is primarily dictated by the interconnect resistance and capacitance. These edge weights are highly sensitive to dynamic operational variability, such as the micro-cracking and deformation induced by mechanical stretching.

3.2 Network Topology Generation and Mapping

The generation of the network topology involves a sophisticated mapping protocol that bridges the physical and abstract domains. To achieve a high degree of predictive accuracy, the framework must incorporate multi-physics data into the network parameters. This is accomplished through a layered mapping strategy. The base layer consists of the pure logical topology derived from the circuit design. Above this, a manufacturing variability layer is superimposed. This layer utilizes statistical data gathered from empirical measurements of the specific flexible manufacturing process being employed, such as roll-to-roll gravure printing or laser-ablated patterning.

The empirical data is used to generate spatial probability density functions for critical physical parameters across the substrate area. When generating a specific instance of the network for simulation, the framework samples these probability density functions based on the physical coordinates of each node and edge, assigning a unique set of physical parameters to each element. For instance, a node located in a region known to experience high print-thickness variation will be assigned a processing latency sampled from a widely dispersed statistical distribution, reflecting the uncertainty of its performance.

The final layer is the dynamic strain mapping layer. This layer utilizes finite element analysis models of the flexible substrate undergoing various standard deformations, such as a one-inch radius bend or a ten percent linear stretch. The finite element analysis generates a high-resolution heatmap of the mechanical strain across the substrate. The network framework overlays this strain heatmap onto the spatial network graph. Using established piezoresistive and geometrical deformation models, the localized mechanical strain is translated into electrical parameter shifts. A heavily strained interconnect will see a corresponding increase in its edge weight, representing an increased signal delay due to elevated resistance. This dynamic mapping allows the network simulation to evaluate the circuit not just in its pristine flat state, but in any mechanically deformed state expected during real-world operation [24].

3.3 Simulation Parameters and Constraint Definitions

To execute the network simulation effectively, a rigorous set of parameters and constraints must be defined. The stochastic nature of the simulation requires that all variable attributes be bounded by realistic distributions derived from empirical materials science. The simulation engine employs an event-driven architecture, where signal transitions are passed as discrete packets between nodes. As a packet traverses an edge or is processed by a node, its timestamp is incremented by a value sampled from the element's specific delay distribution. By injecting thousands of simulated signal packets through

the input nodes and monitoring their arrival times at the output nodes, the framework can construct a comprehensive statistical profile of the circuit's overall performance.

Table 1: Simulation Parameters and Statistical Distributions for Network Nodes

Parameter	Description	Distribution Type	Value Range
Gate Delay	Base processing time of logic units	Gaussian	Normal to High
Interconnect Resistance	Resistance variations due to stretching	Lognormal	Minimal to Extreme
Substrate Strain	Mechanical deformation intensity	Uniform	Zero to Maximum Yield

The constraint definitions within the simulation dictate the criteria for device failure. In digital circuits, performance is largely governed by setup and hold time violations. If a signal traversing a highly degraded, high-strain pathway arrives at a sequential logic element too late, the data will be corrupted, resulting in a functional failure. The network simulation framework defines critical timing constraints for all terminal nodes. During the simulation run, any signal packet that violates these temporal constraints is flagged as an error. By tabulating the frequency of these errors across millions of Monte Carlo iterations, the simulation generates a highly accurate prediction of the manufacturing yield. This yield metric represents the percentage of fabricated devices that will successfully operate within the specified frequency parameters, accounting for both static manufacturing flaws and dynamic mechanical stresses [25].

Furthermore, the simulation parameters must account for the cross-correlation of variabilities. In many flexible manufacturing processes, physical variations are not entirely independent. A fluctuation in the printing pressure might simultaneously decrease the dielectric thickness and increase the width of the conductive traces in a specific localized area. The network framework handles these complex interdependencies by utilizing multivariate statistical distributions during the parameter assignment phase. This ensures that the injected variability accurately reflects the coupled physical realities of the manufacturing process, preventing the simulation from overestimating or underestimating the cumulative impact of these variations on device performance.

4. Experimental Results and Discussion

4.1 Analysis of Device Performance Predictions

The deployment of the network simulation framework yields extensive insights into the temporal and functional behavior of flexible integrated circuits under variable conditions. The experimental results, generated through massive parallel simulation runs, provide a highly detailed statistical view of device performance that would be entirely inaccessible using traditional deterministic analysis. By analyzing the propagation delays across the network graph, the simulation identifies the specific operational frequencies at which the flexible devices begin to fail. The data reveals that the transition from a fully functional state to a failed state is not an abrupt cliff, but rather a gradual degradation curve heavily influenced by the spatial distribution of manufacturing defects.

One of the most critical observations derived from the network simulations is the identification of migrating critical paths. In a conventional rigid integrated circuit, the critical path—the longest delay pathway that limits the maximum clock frequency—is typically fixed by the logical design and remains constant across all manufactured chips. However, the simulation results demonstrate that in flexible electronics, the extreme variability of the manufacturing process causes the critical path to shift randomly between different manufactured instances. A pathway that exhibits substantial timing margins in one simulated device may become the primary failure point in another device simply due to localized variations in polymer thickness or interconnect printing resolution. This migrating critical path phenomenon highlights the severe inadequacy of traditional deterministic timing analysis for flexible systems and underscores the absolute necessity of the stochastic network simulation approach.




Figure 2: Simulation Results for Device Performance Under Dynamic Strain Conditions

The performance predictions also provide a quantitative assessment of the error margins required for robust design. The network simulation outputs probability density functions of the signal arrival times at the circuit outputs. These distributions are significantly wider and exhibit prominent asymmetric tails compared to those observed in rigid silicon simulations. The long tails in the delay distributions correspond to low-probability combinations of compounded manufacturing defects and localized mechanical strain that drastically impede signal propagation. To guarantee high manufacturing yields, designers must lower the operational clock frequency of the flexible device to accommodate these long delay tails, effectively sacrificing peak performance for reliability.

4.2 Impact of Substrate Deformation on Circuit Yield

A unique and highly valuable aspect of the proposed methodology is its ability to quantify the impact of dynamic macroscopic deformation on microscopic circuit performance. The simulation results clearly illustrate the severe degradation of manufacturing yield as the simulated flexible substrate is subjected to increasing levels of mechanical strain. When the network is evaluated in a flat, unstrained state, the performance variations are driven solely by static manufacturing defects. Under these baseline conditions, the simulated yield rates remain relatively high, assuming conservative clock frequency targets.

However, as the simulation parameters are updated to reflect the dynamic mapping of bending or stretching forces, the overall system delays increase non-linearly. The results demonstrate that mechanical strain acts as a massive multiplier on existing manufacturing defects. For instance, a printed interconnect that was fabricated slightly narrower than the nominal design due to printing variations might function adequately in a flat state. Yet, when subjected to tensile strain, this pre-existing structural weakness experiences a disproportionately massive increase in electrical resistance, drastically altering the weight of its corresponding edge in the network graph. This compounding effect causes a rapid collapse in signal integrity and timing compliance.

The spatial analysis provided by the network simulations allows for a precise visualization of how mechanical strain propagates failures through the logic topology. Modules located on the periphery of the substrate, which typically endure the most severe deformation during complex bending motions, exhibit vastly higher error rates than centrally located modules near the neutral mechanical axis. By mapping these failure rates back to the physical layout, the simulation results empower designers to engage in strain-aware circuit layout optimization. Critical timing paths and sensitive analog components can be intentionally routed through regions of the substrate that are statistically predicted to experience the lowest mechanical stress, thereby dramatically improving the operational lifespan and yield of the final manufactured product.

4.3 Comparative Evaluation with Traditional Methodologies

To validate the efficacy and efficiency of the network simulation framework, a comparative analysis was conducted against traditional SPICE-based Monte Carlo methodologies. The primary metrics for comparison were predictive accuracy and computational overhead. Given the immense complexity of flexible variability, running a full transistor-level Monte Carlo simulation on an entire digital block requires extraordinary computational resources and extended execution times.

The experimental comparisons reveal that the network simulation framework achieves a predictive accuracy highly comparable to the full physics-based simulations, particularly concerning the statistical distribution of critical delays and

overall yield prediction. The network model successfully captures the macroscopic effects of the physical variations without bogging down the processor with calculating precise voltage and current derivatives at every microscopic node. The slight loss in absolute analog precision is vastly outweighed by the macro-level statistical accuracy gained through the ability to run millions of discrete iterations.

Furthermore, the computational efficiency of the network simulation represents a massive paradigm shift. Processes that required weeks of cluster computing time using traditional SPICE engines were completed in a matter of hours using the optimized graph traversal algorithms inherent to network simulation. This dramatic reduction in computational overhead transforms variability analysis from a prohibitive, end-of-design verification step into an agile, iterative tool. Designers can now continuously evaluate the impact of layout modifications and manufacturing process changes on the final yield in near real-time. This accelerated feedback loop is essential for the rapid advancement and commercialization of new flexible electronic technologies, allowing the industry to overcome the fundamental unpredictability of these novel manufacturing paradigms.

5. Conclusion

The integration of complex computational capabilities into conformal and stretchable form factors represents a monumental leap forward in electronic systems engineering. However, the realization of this potential is heavily bottlenecked by the inherent instability and high variability of flexible electronics manufacturing processes. The research presented in this paper rigorously establishes that traditional, deterministic circuit analysis methodologies are fundamentally inadequate for capturing the complex interplay of static manufacturing defects and dynamic mechanical strains that define the operational reality of flexible devices.

By conceptualizing the integrated circuit as a highly parameterized stochastic network graph, this study provides a robust, scalable, and highly accurate methodology for predicting device performance degradation. The proposed network simulation framework successfully abstracts physical deviations—such as printed interconnect variations and localized tensile strain—into dynamic node latencies and edge weights. The experimental results conclusively demonstrate that this approach not only identifies migrating critical paths and vulnerability hotspots with high fidelity but also executes these predictions with a computational efficiency that vastly eclipses traditional transistor-level Monte Carlo simulations.

Ultimately, the ability to accurately predict manufacturing yields and operational longevity prior to physical fabrication is paramount for the commercial viability of flexible electronics. The utilization of network simulation paradigms empowers engineers to design strain-aware, resilient circuit layouts that actively mitigate the severe variabilities inherent in low-temperature and printed manufacturing processes. As the demand for wearable health sensors, conformal arrays, and soft robotics continues to accelerate, the methodologies detailed in this research will serve as a foundational toolset, ensuring that the next generation of flexible electronics can be manufactured with the reliability and deterministic performance required for critical real-world applications.

References

- Ginsparg, P. (1994). First steps towards electronic research communication. *Computers in Physics*, 8(4), 390–396.
- Haschak, P. (2007). The “platinum route” to open access: A case study of E-JASL: The electronic journal of academic and special librarianship. *E-JASL: Electronic Journal of Academic and Special Librarianship* (1999–2009, volumes 1–10). Available online: <https://digitalcommons.unl.edu/ejasljournal/131> (accessed on 10 March 2026).
- Li, Y.; Ma, W.; Wang, L. A study on the changes of the numbers and function of 0-3-year-old childcare institutions in China since 1949. *Res. Educ. Dev.* 2019, 39, 68–74.
- Bosman, J., Frantsvåg, J. E., Kramer, B., Manista, F., Mounier, P., Rooryck, J., Stone, G., Armengou, C., Aschehoug, A., Ball, J., Bargheer, M., Brun, V., de Pablo Llorente, V., Franczak, M., Hersperger, O., Klaus, T., Kuchma, I., Laakso, M., Melinščak Zlodi, I., ... Wnuk, M. (2024). Institutional publishing in the ERA: Results from the DIAMAS survey. D2.3 Final IPSP landscape report. Zenodo.
- Bourdin, S. Does the Cohesion Policy Have the Same Influence on Growth Everywhere? A Geographically Weighted Regression Approach in Central and Eastern Europe. *Econ. Geogr.* 2018, 95, 256–287.
- Rodríguez-Munoz, J.-V., Martínez-Mendez, F.-J., Díaz-Ortuno, P.-M., Moya-Martínez, G., & López-Carreno, R. (2025). Tom Wilson and information research: Pioneers of the diamond open access. *Information Research-an International Electronic Journal*, 30(2), 35–38.
- Yoon, J., Andrews, J. E., & Chung, E. (2025a). Information research at 30: Its role as a diamond open access journal supporting scholarly communication in library and information science. *Information Research-an International Electronic Journal*, 30(2), 16–22.
- Hahn, D., Hehn, J., Hopp, C., & Pruschak, G. (2023). Mapping the Swiss landscape of diamond open access journals. The PLATO study on scholar-led publishing. Report. Zenodo.
- Taubert, N., Sterzik, L., & Bruns, A. (2024). Mapping the German diamond open access journal landscape. *Minerva*, 62(2), 193–227.
- Rodríguez-Pose, A.; Novak, K. Learning processes and economic returns in European Cohesion policy. *Investig. Reg. J. Reg. Res.* 2013, 25, 7–26.
- Bähr, C. How does Sub-National Autonomy Affect the Effectiveness of Structural Funds? *Kyklos* 2008, 61, 3–18.
- Zhang, S.; Tan, X.; Zhong, X. Effect of family policy on people’s willingness to have children and its mechanism. *J. Nanjing Univ. (Philos. Humanit. Soc. Sci.)* 2024, 61, 88–110, 166–167.

13. Coppola, G.; Destefanis, S. Structural funds and regional convergence: Some sectoral estimates for Italy. *AIEL Ser. Labour Econ.* 2015, 8, 307–333.
14. Fiaschi, D.; Lavezzi, A.M.; Parenti, A. Does EU cohesion policy work? Theory and evidence. *J. Reg. Sci.* 2017, 58, 386–423.
15. Piętak, L. Structural Funds and Convergence in Poland. *Hacienda Publica Esp.-Rev. Public Econ.* 2021, 236, 3–37.
16. Staehr, K.; Urke, K. The European structural and investment funds and public investment in the EU countries. *Empirica* 2022, 49, 1031–1062.
17. Bosman, J., Frantsvåg, J. E., Kramer, B., Langlais, P.-C., & Proudman, V. (2021). The OA diamond journals study. Part 1: Findings. Zenodo.
18. Hu, M.; Cai, Y. A study on the change of value orientation of child care policy for infants and toddlers aged 0–3 years old in China. *Educ. Res. Mon.* 2021, 40–48.
19. Yang, J. On the “Five W’s Service” in socialized child care service for infants and toddlers under 3 years of age. *Fujian Forum (Humanit. Soc. Sci. Ed.)* 2020, 167–177.
20. Beijing Business Today. What Kinds of Inclusive Childcare Services Does Beijing Need? 2024. Available online: https://fgw.beijing.gov.cn/gzdt/fgzs/mtbdx/bzwlxw/202401/t20240124_3544420.htm (accessed on 6 August 2024).
21. Peacock, V. (2016). Academic precarity as hierarchical dependence in the Max Planck Society. *HAU: Journal of Ethnographic Theory*, 6(1), 95–119.
22. Albanese, G.; de Blasio, G.; Locatelli, A. Does EU regional policy promote local TFP growth? Evidence from the Italian Mezzogiorno. *Pap. Reg. Sci.* 2020, 100, 327–348.
23. Andringa, S., Mos, M., van Beuningen, C., Gonzalez, P., Hornikx, J., & Steinkrauss, R. (2024). Diamond is a scientist’s best friend: Counteracting systemic inequality in open access publishing. *Dutch Journal of Applied Linguistics*, 13, 18802.
24. Organisation for Economic Co-Operation Development; OECD. PF3.2: Enrolment in Childcare and Pre-Schools. 2024. Available online: https://webfs.oecd.org/Els-com/Family_Database/PF3_2_Enrolment_childcare_preschool.pdf (accessed on 6 October 2022).
25. Bargheer, M., Varachkina, H., Dreyer, M., & Müller, L. (2024). The diamond discovery hub and its suggested diamond OA criteria for journals. *Septentrio Conference Series*, (1), 1.